

# 2-Charge-Pump Boosted PLL w/Resistor Switching




Fig. 2: 3rd-Order PLL with Boosted Charge Pump and Switched-Resistor Loop Filter.

- ▶ useful functions and identities
- ▶ Units
- ▶ Constants

## Table of Contents

- I. Introduction
- II. Inputs
- III. Loop Filter Design
- IV. References
- IX. Copyright and Trademark Notice

## Introduction

When switches are used as part of the loop filter one can think of many topologies for maintaining stability while boosting the bandwidth. For example, the resistor can be switched or the capacitor switched. By far, the most elegant scheme is to switch the resistor from one value to another. This method has no breakdown problems and the resistance of the switch can be incorporated into the loop filter resistor. The phase margin remains unchanged in boosted and unboosted modes, with no penalty in spurious response, and big improvements in settling response. This method also has the advantages of introducing very little extra charge into the loop, so the switch to normal mode results in a much smaller transient than from switching capacitors.

This method is described in [NS1000]. The NS1000 applies the technique for a doubling of the loop bandwidth, while the equations here are generalized to any desired boost in bandwidth. The application note references several patents and articles [Shepard][Sharoni][Swisher][Arnold][Keese][Barker], which pre-date the application note.

---

## Inputs

$$B := 10$$

$$f_{\text{step}} := 25\text{MHz}$$

$$f_o := 1\text{GHz}$$

$$f_r := 1\text{MHz}$$

$$f_{\text{acc}} := 1\text{kHz}$$

$$\text{PM}_{\text{des}} := 60\text{deg}$$

$$I := 200\mu\text{A}$$

$$K_v := 2 \cdot \pi \cdot 15 \cdot \frac{\text{MHz}}{\text{volt}}$$

$$\text{num} := 100 \quad i := 1.. \text{num}$$

$$f_u := 10\text{kHz} \quad \omega_u := 2 \cdot \pi \cdot f_u$$

## Preliminary Calculations

$$N := \frac{f_o}{f_r} \quad N = 1 \times 10^3$$

$$K_\phi := \frac{I}{2 \cdot \pi}$$

Desired frequency boost

Maximum output frequency step

Output Frequency

Reference frequency

Acceptable frequency error for settling

Desired phase margin

Charge pump current

VCO Gain

Number of points for plotting

Desired unity gain bandwidth

Divider ratio

Tri-state charge pump gain

## Loop Filter Design

To solve for the loop filter components with resistor boost, we first solve for the loop filter components in non-boost mode, as done in another report.

$$\omega_{u\_wz}(\text{PM}) := \begin{cases} \text{wu\_wz} \leftarrow 4 \\ \text{root} \left[ \left[ \text{atan}(\text{wu\_wz}) - \text{atan} \left( \frac{1}{\text{wu\_wz}} \right) \right] \cdot \frac{180 \cdot \text{deg}}{\pi \cdot \text{rad}} - \text{PM}, \text{wu\_wz} \right] \end{cases}$$

$$\text{wu\_wz} := \omega_{u\_wz}(\text{PM}_{\text{des}}) \quad \text{wu\_wz} = 3.732$$

$$C_{2\text{rb}} := \frac{K_{\phi} \cdot K_V}{\omega_u^2 \cdot N \cdot \text{wu\_wz}} \quad C_{2\text{rb}} = 0.204 \text{ nF}$$

$$C_{1\text{rb}} := \frac{K_{\phi} \cdot K_V \cdot (\text{wu\_wz}^2 - 1)}{\omega_u^2 \cdot N \cdot \text{wu\_wz}} \quad C_{1\text{rb}} = 2.632 \text{ nF}$$

$$R_{1\text{rb}} := \frac{\omega_u \cdot N \cdot \text{wu\_wz}^2}{K_{\phi} \cdot K_V \cdot (\text{wu\_wz}^2 - 1)} \quad R_{1\text{rb}} = 22.564 \text{ k}\Omega$$

In boost mode we solve the following equations using the boosted current and parallel resistor combination

$$R_{1\text{bpara}R1} = \frac{R_{1\text{b}} \cdot R_1}{R_{1\text{b}} + R_1}$$

$$\omega_{\text{ub}} = \sqrt{\frac{\text{wu\_wz} \cdot K_{\phi\text{b}} \cdot K_V}{N \cdot (C_1 + C_2)}}$$

$$\omega_{\text{ub}} = \frac{C_1 + C_2}{R_{1\text{bpara}R1} \cdot C_1 \cdot C_2} \cdot \frac{1}{\text{wu\_wz}}$$

$$\omega_{\text{ub}} = \frac{\text{wu\_wz}}{R_{1\text{bpara}R1} \cdot C_1}$$

Substituting in the expressions for  $C_1$  and  $C_2$  we get the following relations:

$$\frac{K_{\phi\text{b}}}{K_{\phi}} = \left( \frac{\omega_{\text{ub}}}{\omega_u} \right)^2 = B^2$$

$$\frac{R_{1\text{bpara}R1}}{R_1} = \frac{\omega_{\text{ub}}}{\omega_u} = B$$

Using these expressions and given B, the boosted bandwidth we get the following values for the boosted charge pump gain and parallel boost resistor,  $R_{1\text{b}}$ .

$$R_{1\text{b}} := \frac{R_{1\text{rb}}}{B - 1} \quad R_{1\text{b}} = 2.507 \text{ k}\Omega$$


$$K_{\phi\text{b}} := B^2 \cdot K_{\phi} \quad K_{\phi\text{b}} = 3.183 \text{ mA}$$

An important note on using the resistor boost method is that the current boost requires the square of the desired bandwidth boost. This allows the PLL consume more current than other methods (but only during boost), which enhances the settling time by greatly reducing the slewing response for a given bandwidth boost. A plot of the

frequency responses in boost and non boost mode are given below:

$$GH_b(s) := K_{\phi b} \cdot \frac{1}{s^2} \cdot \frac{\frac{R_{1rb} \cdot R_{1b}}{R_{1rb} + R_{1b}} \cdot C_{1rb} \cdot s + 1}{1 + \frac{R_{1rb} \cdot R_{1b}}{R_{1rb} + R_{1b}} \cdot \frac{C_{1rb} \cdot C_{2rb}}{C_{1rb} + C_{2rb}} \cdot s} \cdot \frac{K_v}{C_{1rb} + C_{2rb}} \cdot \frac{1}{N}$$


$$GH(s) := K_{\phi} \cdot \frac{1}{s^2} \cdot \frac{R_{1rb} \cdot C_{1rb} \cdot s + 1}{1 + R_{1rb} \cdot \frac{C_{1rb} \cdot C_{2rb}}{C_{1rb} + C_{2rb}} \cdot s} \cdot \frac{K_v}{C_{1rb} + C_{2rb}} \cdot \frac{1}{N}$$



$w_{u\_wz} = 3.732$

$B = 10$

$PM_{des} = 60 \text{ deg}$



---

## References

- [NS1000] National Semiconductor Application Note 1000, David Byrd, Craig Davis, William O. Keese, July 1995, "A Fast Locking Scheme for PLL Frequency Synthesizers"
- [Shepard] W. Shepard, Phase Locked Loop, U.S. Patent #4,980,653, 1990.
- [Sharoni] Eitan Sharoni, Digital Control Speeds Synthesizer Switching, Microwaves and RF, pp. 107-112, April 1987
- [Swisher] S. Swisher et. al., Synchronized Frequency Synthesizer with High Speed Lock, U.S. Patent #4,330,758, 1982.
- [Arnold] K. Arnold, Low Noise Frequency Synthesizer Using Half Integer Dividers and Analog Gain Compensation, U.S. Patent #5,307,071, 1994.
- [Keese] W. O. Keese, "An Analysis and Performance Evaluation of a Passive Filter Design Technique for Charge Pump Phase-Locked Loops," RF Expo West, January 1995.
- [Barker] Cynthia Barker, "Introduction to Single Chip Microwave PLL's, National Semiconductor Application Note, AN885, March 1993.

---

## Copyright and Trademark Notice

All software and other materials included in this document are protected by copyright, and are owned or controlled by Circuit Sage.

The routines are protected by copyright as a collective work and/or compilation, pursuant to federal copyright laws, international conventions, and other copyright laws. Any reproduction, modification, publication, transmission, transfer, sale, distribution, performance, display or exploitation of any of the routines, whether in whole or in part, without the express written permission of Circuit Sage is prohibited.