

3rd Order PLL Design




Fig. 1: 3rd-Order PLL with Current-Mode Phase-Detector

- ▣ useful functions and identities
- ▣ Units
- ▣ Constants

Table of Contents

- I. Introduction
- II. Inputs
- III. Design Procedure
- IV. Optimal Phase Margin for Minimum Settling
- V. Synthesis of Loop Filter Components
- VI. Integrated Loop Filter
- VII. Modified Loop Filter
- VIII. PLL Design Function
- IX. Copyright and Trademark Notice

Introduction

The charge-pump-based third order PLL is the most popular PLL architecture today. This report discusses the design and analysis and the loop dynamics of 3rd order PLLs. This includes phase margin sizing to minimize the settling time of the PLL, and a analysis of a modified loop filter. There are other PLL topologies, such as those which boost the current charge pump current initially for faster settling, these will be discussed in a later report. There are also op-amp based loop filter topologies as shown in the following figure.




Fig. 3: 3rd-Order PLL w/ Current-Mode Phase Detector and Extended Charge-Pump Output Swing w/Op-Amp.




Fig. 3: 3rd-Order PLL with Voltage-Mode Phase-Detector

Opamp-based loop filter topologies have the advantage of a larger control voltage range for the VCO and better UP/DN current matching. They have the disadvantage of higher noise and thus more current. The passive component sizing is the same for opamp-based PLL as for the passive only. Opamp PLLs will be discussed in a later report as well.

Inputs

$$f_{\text{step}} := 25\text{MHz}$$

$$f_o := 1\text{GHz}$$

$$f_r := 1\text{MHz}$$

$$f_{\text{acc}} := 1\text{kHz}$$

$$\text{PM}_{\text{des}} := 60\text{deg}$$

$$I := 20\mu\text{A}$$

$$K_v := 2 \cdot \pi \cdot 15 \cdot \frac{\text{Mrad}}{\text{sec} \cdot \text{volt}}$$

$$\text{num} := 100 \quad i := 1.. \text{num}$$

$$f_u := 10\text{kHz} \quad \omega_u := 2 \cdot \pi \cdot f_u$$

Maximum output frequency step

Output Frequency

Reference frequency

Acceptable frequency error for settling

Desired phase margin

Charge pump current

VCO Gain

Number of points for plotting

Desired unity gain bandwidth

Preliminary Calculations

$$N := \frac{f_o}{f_r} \quad N = 1 \times 10^3$$

$$K_\phi := \frac{I}{2 \cdot \pi}$$

Divider ratio

Tri-state charge pump gain

3rd Order PLL Design Procedure

Without a loop filter PLLs are a type I system a single pole at DC from the VCO voltage to phase transfer function. The loop filter accumulates the average charge from the charge pump to generate a fixed voltage to set the frequency of the VCO. This accumulation gives the loop another pole at DC. Thus the loop starts with a phase of -180 degrees. In order to insure stability and provide a smooth settling response the phase must be raised with a zero in the loop to provide a desired phase margin at the unity gain frequency of the open loop transfer function. This zero is introduced by adding a resistor in series with the main loop filter capacitor.

To size the loop filter to provide a desired phase margin we first start by finding the open-loop unity-gain bandwidth. This requires the open-loop transfer function of the loop as shown in the following equation.

$$GH(s) = K_{\phi} \cdot \frac{1}{(C_1 + C_2) \cdot s} \cdot \frac{R_1 \cdot C_1 \cdot s + 1}{1 + R_1 \cdot \frac{C_1 \cdot C_2}{C_1 + C_2} \cdot s} \cdot \frac{K_v \cdot 1}{s \cdot N} = \frac{K_{\phi} \cdot K_v}{N \cdot (C_1 + C_2) \cdot s^2} \cdot \frac{\frac{s}{\omega_z} + 1}{1 + \frac{s}{\omega_p}}$$

One design methodology is to place the zero below the unity gain bandwidth to increase the phase margin. The pole is placed an equal factor above the unity gain bandwidth. Let's call this factor wu_wz , then the transfer function becomes:

$$\omega_p = \omega_u \cdot wz_wu \quad \omega_z = \frac{\omega_u}{wz_wu} \quad GH(s) = \frac{K_{\phi} \cdot K_v}{N \cdot (C_1 + C_2) \cdot s^2} \cdot \frac{wu_wz \cdot \frac{s}{\omega_u} + 1}{1 + \frac{s}{\omega_u \cdot wu_wz}}$$

The magnitude of this transfer function at ω_u is given by the following equation


$$MagGH(\omega_u) = \frac{K_{\phi} \cdot K_v}{N \cdot (C_1 + C_2) \cdot \omega_u^2} \cdot wu_wz$$

Now by setting the loop gain equal to unity, the unity gain bandwidth can be solved for with the result given in the following equation:

$$\omega_u = \sqrt{\frac{wu_wz \cdot K_{\phi} \cdot K_v}{N \cdot (C_1 + C_2)}}$$

We can now use the equation for the unity gain bandwidth to solve for the phase margin, which is plotted below the equation as a function of the unity-gain bandwidth to zero ratio.

$$PM(wu_wz) := atan(wu_wz) - atan\left(\frac{1}{wu_wz}\right)$$



If phase margin is given, we can solve for the variable wu_wz . There is not closed form solution to this expression, so we use a root finder. An initial guess of 4 is used.

$$\omega_u_wz(PM) := \begin{cases} wu_wz \leftarrow 4 \\ \text{root} \left[\left[atan(wu_wz) - atan\left(\frac{1}{wu_wz}\right) \right] \cdot \frac{180 \cdot \text{deg}}{\pi \cdot \text{rad}} - PM, wu_wz \right] \end{cases} \quad wu_wz := \omega_u_wz(PM_{\text{des}}) \quad wu_wz = 3.732$$

Optimal Phase Margin for Minimum Settling

Part of the design process involves entering a desired value of phase margin. The phase margin can effect the performance of several parameters including phase noise, loop bandwidth, and settling time. It's effect on some parameters is minor for typical values. Phase margin has it's biggest impact on settling time. Thus, settling time is used to optimized phase margin. The variable $\omega_u \cdot \omega_z$ is easier to work with than phase margin, so it will be used. There is a direct relationship between the two, which will be used to find the optimum phase margin.

$$\text{ClosedLoop}(s) = \frac{\left(\omega_u \omega_z \cdot \frac{s}{\omega_u} + 1 \right) \cdot N}{\omega_u \omega_z \cdot \left(\frac{s}{\omega_u} \right)^2 + \left(\frac{s}{\omega_u} \right) + \omega_u \omega_z \cdot \frac{s}{\omega_u} + 1}$$

The transient response of this system is:

$$h(\omega_{out}, \omega_u \omega_z) := f_{\text{step}} \cdot \left[1 + \frac{2 \cdot e^{\left[-\left(\frac{\omega_u \omega_z - 1}{2} \right) \cdot \omega_{out} \right]} \cdot \cosh\left(\frac{1}{2} \cdot \sqrt{\omega_u \omega_z + 1} \cdot \sqrt{\omega_u \omega_z - 3} \cdot \omega_{out} \right) - e^{-\omega_{out}} \cdot (\omega_u \omega_z - 1)}{\omega_u \omega_z - 3} \right]$$

For the case where $\omega_u \omega_z = 3$ the response is

$$h(\omega_{out}, \omega_u \omega_z) := f_{\text{step}} \cdot \left[1 + (\omega_{out}^2 - \omega_{out} - 1) \cdot e^{-\omega_{out}} \right]$$

We can write a single expression for the transient response in both cases, when $\omega_u \omega_z$ is and isn't 3.


$$h_{\text{lin}}(\omega_{out}, \beta) := \text{if} \left[\beta = 3, f_{\text{step}} \cdot \left[1 + (\omega_{out}^2 - \omega_{out} - 1) \cdot e^{-\omega_{out}} \right], f_{\text{step}} \cdot \left[1 + \frac{2 \cdot e^{\left[-\left(\frac{\beta - 1}{2} \right) \cdot \omega_{out} \right]} \cdot \cosh\left(\frac{1}{2} \cdot \sqrt{\beta + 1} \cdot \sqrt{\beta - 3} \cdot \omega_{out} \right) - e^{-\omega_{out}} \cdot (\beta - 1)}{\beta - 3} \right] \right]$$

It is interesting to compare the settling to an ideal linear settling response with a bandwidth of ω_u .

$$h_{\text{ideal}}(\omega_{out}) := f_{\text{step}} \cdot (1 - e^{-\omega_{out}})$$

A plot of the transient response are given below

$$t_i := \frac{i}{\text{num}} \cdot \frac{50}{\omega_u}$$



We can also find the frequency error response


$$f_{\text{err}}(t, \beta) := f_{\text{step}} \cdot \text{if} \left[\beta = 3, \left[(\omega_u \cdot t)^2 - \omega_u \cdot t - 1 \right] \cdot e^{-\omega_u \cdot t}, \frac{2 \cdot e^{-\left(\frac{\beta-1}{2}\right) \cdot \omega_u \cdot t} \cdot \cosh\left(\frac{1}{2} \cdot \sqrt{\beta+1} \cdot \sqrt{\beta-3} \cdot \omega_u \cdot t\right) - e^{-\omega_u \cdot t} \cdot (\beta-1)}{3-\beta} \right]$$

$$f_{\text{err}}(3\text{mS}, 3) = 0\text{Hz}$$

And compare it to an ideal error response

$$f_{\text{errideal}}(t, wu_wz) := f_{\text{step}} \cdot e^{-\omega_u \cdot t}$$

Note that it is best to plot the error response on a logarithmic scale vs. time, because the loop settles exponentially.




The following function calculates the settling time of the transient response by looking for the last time the error crosses the acceptable error limit.

```
t_settle(wu_wz) :=
  t_val ← 1sec
  for i ∈ 2..num
    t_val ← if [ (|f_err(t_i, wu_wz)| ≤ f_acc) · (|f_err(t_{i-1}, wu_wz)| > f_acc), t_i, t_val ]
  t_val
t_settle(wu_wz) = 0.382 mS
```

Now to visually find the optimum phase margin, we plot the settling time vs. phase margin. This is also useful for adding margin due to process variations

```
numB := 40  βmin := 1.5  βmax := 5
```

```
i := 1.. numB
βi :=  $\frac{i-1}{numB-1} \cdot (\beta_{max} - \beta_{min}) + \beta_{min}$ 
```



The following function sweeps through values of wu_wz to find the optimal value.

```
wu_wzopt := tsetmin ← 109 sec
                βopt ← 0
                wu_wzopt = 2.846
                for i ∈ 1.. numB
                    β ←  $\frac{i-1}{numB-1} \cdot (\beta_{max} - \beta_{min}) + \beta_{min}$ 
                    tsettle ← tval ← 109 sec
                    for i ∈ 2.. num
                        tval ← if [ (|ferr(ti, β)| ≤ facc) · (|ferr(ti-1, β)| > facc), ti, tval ]
                    βopt ← if (tsettle < tsetmin, β, βopt)
                    tsetmin ← if (tsettle < tsetmin, tsettle, tsetmin)
                βopt
```

This corresponds to a phase margin of

```
PMopt := PM(wu_wzopt)
                PMopt = 51.282 deg
```

We increase this phase margin slightly to account for loop gain variations. Note that this value will change when slewing effects are added.

Synthesis of Loop Filter Components

With given values for ω_u , K_ϕ , K_v , and N and now wu_wz , we can solve for the loop filter components. The equations which must be solved simultaneously are given below:

$$\omega_u = \sqrt{\frac{wu_wz \cdot K_\phi \cdot K_v}{N \cdot (C_1 + C_2)}}$$

$$\omega_u = \frac{C_1 + C_2}{R_1 \cdot C_1 \cdot C_2} \cdot \frac{1}{wu_wz}$$

$$\omega_u = \frac{wu_wz}{R_1 \cdot C_1}$$

The solution to these three equations are the following loop filter components

$$C_2 := \frac{K_\phi \cdot K_v}{\omega_u^2 \cdot N \cdot wu_wz} \quad C_2 = 0.02 \text{ nF}$$

$$C_1 := \frac{K_\phi \cdot K_v \cdot (wu_wz^2 - 1)}{\omega_u^2 \cdot N \cdot wu_wz} \quad C_1 = 0.263 \text{ nF}$$

$$R_1 := \frac{\omega_u \cdot N \cdot wu_wz^2}{K_\phi \cdot K_v \cdot (wu_wz^2 - 1)} \quad R_1 = 225.64 \text{ k}\Omega$$

If these equations are plugged back into the original transfer function, the expression simplifies to


$$GH(s) := \frac{1}{wu_wz \cdot \left(\frac{s}{\omega_u}\right)^2} \cdot \frac{wu_wz \cdot \frac{s}{\omega_u} + 1}{1 + \frac{s}{\omega_u \cdot wu_wz}}$$

We can use this to plot the magnitude and phase response for different values of wu_wz as shown in the following plots normalized to 1Hz.

$$\text{AngleGH}(f_fu) := -180\text{deg} + \text{atan}(wu_wz \cdot f_fu) - \text{atan}\left(\frac{f_fu}{wu_wz}\right)$$

$$\text{MagGH}(f_fu) := \frac{1}{wu_wz \cdot (f_fu)^2} \cdot \sqrt{\frac{(wu_wz \cdot f_fu)^2 + 1}{1 + \left(\frac{f_fu}{wu_wz}\right)^2}}$$

Here is a little movie of the gain and phase plots changing with wu_wz



The closed loop transfer function for the loop is

$$fo_fi(s) = \frac{\left(wu_wz \cdot \frac{s}{\omega_u} + 1 \right) \cdot N}{wu_wz \cdot \left(\frac{s}{\omega_u} \right)^2 + \left(\frac{s}{\omega_u} \right)^3 + wu_wz \cdot \frac{s}{\omega_u} + 1}$$

To determine how much of the reference spur gets filtered by the loop it is useful to find the transfer function for frequencies much higher than the loop bandwidth. Note that a 3rd order PLL has a second order roll-off, because of the zero used for stabilization.

$$10^{-20} = \frac{Spur_{atten}}{|fo_fi(f_r)|} = \frac{wu_wz \cdot N}{\left(\frac{f_r}{f_u} \right)^2}$$

From this we can see it is desirable to make the wu_wz value smaller to reduce reference spurs, which corresponds to smaller phase margins.

Integrated Loop Filters

For some applications, the loop filter components are small enough to be integrated. The resistor area is usually negligible, but the capacitor area can be huge. For processes without special high-density capacitors, the highest density integration involves using MOS capacitors and resistors for the loop filter. The following equation illustrates the effect of certain loop variables on capacitor area.

$$\text{Area}_{\text{cap}} = \frac{K_{\phi} \cdot K_v \cdot \omega_{\text{u_wz}}^2}{\frac{\text{Spur}_{\text{atten}}}{(2 \cdot \pi \cdot f_r)^2 \cdot 10^{20}} \cdot C_{\text{OX}}} \quad \text{where} \quad f_u = f_r \cdot \sqrt{\frac{\text{Spur}_{\text{atten}}}{10^{20}} \cdot \frac{1}{\omega_{\text{u_wz}} \cdot N}}$$

Without going into detail (as will be done in a later report), the area of the capacitor equation will become the following expression, when the effects of resistor noise are considered for sizing the charge pump current:

$$\text{Area}_{\text{cap}} = \frac{k \cdot \text{Temp} \cdot f_0^{1.5} \cdot 2 \cdot K_v^2 \cdot \text{Hz} \cdot \omega_{\text{u_wz}}^{2.5}}{\frac{\text{Spur}_{\text{atten}}^{1.5}}{(2 \cdot \pi)^3 \cdot f_r^{4.5} \cdot 10^{20}} \cdot C_{\text{OX}} \cdot 10^{10} \cdot \frac{-L_{\text{filt}} \omega_{\text{u}}}{10^{10}}}$$

From this equation we can see the capacitor area can be strongly reduced by reducing K_v (switched-capacitor VCO, low temperature sensitivity VCO), increasing reference frequency (fractional N, and operating VCO at multiples of desired frequency, and dividing down after PLL), lower phase margin (careful with settling!), lower spur attenuation (low spurious charge pump design), and higher budgeting of PLL phase noise at ω_{u} to the resistor. This is usually possible, because the ω_{u} is usually lower than the toughest phase noise requirement frequency.

Modified Loop Filter

Now let's find the component values for a slightly modified version of the loop filter. Here the deglitching capacitor, C_2 , is placed across the main loop filter resistor instead of from the control line to ground. The transfer function is given in the following equation.




Fig. 1: 3rd-Order PLL with Current-Mode Phase-Detector and Modified Loop Filter (Johns and Martin)

$$GH(s) = K_{\phi} \cdot \frac{R_1 \cdot (C_1 + C_2) \cdot s + 1}{C_1 \cdot s \cdot (R_1 \cdot C_2 \cdot s + 1)} \cdot \frac{K_V}{s} \cdot \frac{1}{N} = \frac{K_{\phi} \cdot K_V}{N \cdot C_1 \cdot s^2} \cdot \frac{1 + \frac{s}{\omega_Z}}{1 + \frac{s}{\omega_P}} = \frac{K_{\phi} \cdot K_V}{N \cdot C_1 \cdot s^2} \cdot \frac{\omega_U \cdot \omega_Z \cdot \frac{s}{\omega_U} + 1}{1 + \frac{s}{\omega_U \cdot \omega_U \cdot \omega_Z}}$$

The open-loop unity-gain bandwidth and phase margin of the circuit are:

$$\omega_U = \sqrt{\frac{\omega_U \cdot \omega_Z \cdot K_{\phi} \cdot K_V}{N \cdot C_1}}$$

$$PM(\omega_U \cdot \omega_Z) := \text{atan}(\omega_U \cdot \omega_Z) - \text{atan}\left(\frac{1}{\omega_U \cdot \omega_Z}\right)$$

Now the three expressions to solve for the loop filter components are

$$\omega_U = \sqrt{\frac{\omega_U \cdot \omega_Z \cdot K_{\phi} \cdot K_V}{N \cdot C_1}}$$

$$\omega_U = \frac{\omega_U \cdot \omega_Z}{R_1 \cdot (C_1 + C_2)}$$

$$\omega_U = \frac{1}{\omega_U \cdot \omega_Z \cdot R_1 \cdot C_2}$$

The solution to these three equations are the following loop filter components:


$$C_{1M} := \frac{\omega_U \cdot \omega_Z \cdot K_{\phi} \cdot K_V}{\omega_U^2 \cdot N} \quad C_{1M} = 0.284 \text{ nF}$$

$$C_{2M} := \frac{\omega_U \cdot \omega_Z \cdot K_{\phi} \cdot K_V}{(\omega_U \cdot \omega_Z^2 - 1) \cdot \omega_U^2 \cdot N} \quad C_{2M} = 0.022 \text{ nF}$$

$$R_{1M} := \frac{(\omega_U \cdot \omega_Z^2 - 1) \cdot \omega_U \cdot N}{\omega_U \cdot \omega_Z^2 \cdot K_{\phi} \cdot K_V} \quad R_{1M} = 1.944 \times 10^5 \Omega$$

We can check the frequency response, but it should be identical to the standard loop filter.

$$GH(s) := K_{\phi} \cdot \frac{R_{1M} \cdot (C_{1M} + C_{2M}) \cdot s + 1}{C_{1M} \cdot s \cdot (R_{1M} \cdot C_{2M} \cdot s + 1)} \cdot \frac{K_v}{s} \cdot \frac{1}{N}$$



For typical values we see that the modified loop filter has about 10% more capacitance, and thus area. The original structure allows the current return paths to be better contained as the layout of a grounded capacitor is easier. Thus the original structure is preferred to the modified structure.

PLL Design Function

The entire design procedure is placed into the following function below, which is more useful for iterative calculations.

$$\text{pll3rd}(f_r, f_o, I, f_u, K_v, PM) := \left(\begin{array}{l} x \leftarrow 4 \\ \beta \leftarrow \text{root} \left[\left(\text{atan}(x) - \text{atan} \left(\frac{1}{x} \right) \right) - PM, x \right] \\ N \leftarrow \frac{f_o}{f_r} \\ K_\phi \leftarrow \frac{I}{2 \cdot \pi} \\ \omega_u \leftarrow 2 \cdot \pi \text{rad} \cdot f_u \\ C_2 \leftarrow \frac{K_\phi \cdot K_v}{\beta \cdot N \cdot \omega_u^2} \\ C_1 \leftarrow \frac{(\beta^2 - 1) \cdot K_\phi \cdot K_v}{\omega_u^2 \cdot N \cdot \beta} \\ R_1 \leftarrow \frac{\beta}{\omega_u \cdot C_1} \\ \left(\begin{array}{c} \frac{C_1}{\text{farad}} \\ \frac{C_2}{\text{farad}} \\ \frac{R_1}{\text{ohm}} \end{array} \right) \end{array} \right)$$

Here the pll3rd function is ran on some example parameters. Note the outputs are unitless, because Mathcad requires all the units of a matrix to be the same.

$$x := \text{pll3rd}(f_r, f_o, I, f_u, K_v, PM_{\text{des}})$$

$$C_1 := x_1 \cdot \text{farad}$$

$$C_1 = 0.263 \text{ nF}$$

Main Loop Filter Capacitor

$$C_2 := x_2 \cdot \text{farad}$$

$$C_2 = 0.02 \text{ nF}$$

Secondary Loop Filter Capacitor

$$R_1 := x_3 \cdot \text{ohm}$$

$$R_1 = 225.64 \text{ k}\Omega$$

Main Loop Resistor

Copyright and Trademark Notice

All software and other materials included in this document are protected by copyright, and are owned or controlled by Circuit Sage.

The routines are protected by copyright as a collective work and/or compilation, pursuant to federal copyright laws, international conventions, and other copyright laws. Any reproduction, modification, publication, transmission, transfer, sale, distribution, performance, display or exploitation of any of the routines, whether in whole or in part, without the express written permission of Circuit Sage is prohibited.