|
Profile Information
Professional History:
Hewlett Packard Physical Design Engineer Educational History:
M.S VLSI DESGN ( Logic / Layout Design ), UCSC, California. B.E ( Electronics & Communications ) RVCE, Bangalore, VTU, Karnataka, India. SSCE ( XII )(PCM) TAFS, CBSE, New Delhi. SSC ( X ) TAFS, CBSE, New Delhi. Publications:
Paper on Static Timing Analysis Comments
Send a Message You need to be a member to send a message on this!Join Circuit Sage! |
|
| Login | Sign Up | Invite | Feedback |
