

Lowpass L Matching Network Designer




Table of Contents

- I. General Impedance Matching
- II. Impedance Transformation for Power Amplifiers
- III. Inputs
- IV. Calculations
- V. Outputs
- VI. Functions
- VII. Examples
- VIII. Parameters
- IX. Impedance Matching with a Smith Chart
- X. S Parameters on a Smith Chart
- XI. Sensitivity Analysis
- XII. Amplitude Constrained Impedance Transformation
- XIII. Layout Notes for the Lowpass L Matching Network
- XIV. Copyright Information

- useful functions and identities
- Units
- Constants

Inputs

$Z_L := 200\text{ohm} - j\cdot 50\text{ohm}$

$Z_S := 50\text{ohm} + j\cdot 25\text{ohm}$

$f_{\min} := 900\text{MHz}$

$f_{\max} := 900\text{MHz}$

Load impedance

Source impedance

Lower edge of band frequency

Upper edge of band frequency

Calculations

The L matching network is only designed to provide maximum power transfer at one frequency. In other words it is a narrow band matching network. Given a band of input frequencies, we set design the matching network for the center of the band.

$$f_c := \frac{f_{\min} + f_{\max}}{2} \quad f_c = 900 \text{ MHz}$$

$$f := f_c \quad \omega_c := 2 \cdot \pi \cdot f_c \quad \omega := 2 \cdot \pi \cdot f$$

The first step in synthesizing an impedance matching network is to deembed the source and load reactances. Because the matching network consists of an inductor in series with the source, the source impedance is converted into an equivalent series resistance and inductance. The equivalent series inductance and resistance of source impedance are:

$$R_S := \text{Re}(Z_S) \quad R_S = 50 \text{ ohm}$$

$$L_S := \frac{\text{Im}(Z_S)}{\omega} \quad L_S = 4.421 \text{ nH}$$

Deembedding the load reactance is a little more difficult, because the impedance is in parallel. The calculation is easy to perform by converting the input impedance to an admittance with a complex math processor, such as Mathcad, but is performed here assuming only a real processor is available. The equivalent parallel capacitance and resistance of load impedance are:

$$Q_L := -\frac{\text{Im}(Z_L)}{\text{Re}(Z_L)} \quad Q_L = 0.25$$

$$R_L := \text{Re}(Z_L) \cdot (1 + Q_L^2) \quad R_L = 212.5 \text{ ohm}$$

$$C_L := \frac{Q_L}{\omega \cdot R_L} \quad C_L = 0.208 \text{ pF}$$

With the source and load reactances deembedded, we can synthesize the matching network using the real part of the source and the load. Our goal here is to size the L and the C such that source and the load sees the conjugate of its impedance looking into the network. A matched network sliced anywhere in the network will have a conjugate impedance looking in either direction.

$$Z_{\text{left}} = \overline{Z_{\text{right}}}$$

The right side of the matching network consists of a parallel resistance and reactance. This can be expressed in a simplified form with the parallel resistance and the Q of the source.

$$Z_{\text{right}} = \frac{1}{\frac{1}{R_{\text{right}}} + \frac{1}{j \cdot L_{\text{right}}}} = \frac{1}{G_p + j \cdot B_{\text{right}}} = \frac{R_p}{(1 + j \cdot Q_{\text{right}})}$$

The left side of the matching network consists of a series resistance and reactance. This can be expressed in a simplified form with the series resistance and the Q of the load.

$$\overline{Z_{\text{left}}} = R_{\text{left}} + \frac{1}{j \cdot C_{\text{left}}} = R_S + j \cdot X_{\text{left}} = R_S \cdot (1 - j \cdot Q_{\text{left}})$$

Because the left and right resistances must be equal, and the reactances conjugates of each other, the Q's of the left and right sides must be equal. Setting the left impedance and right conjugate equal to each other, and setting the Q's equal gives the following equality.

$$\frac{R_p}{(1 + j \cdot Q)} = R_S \cdot (1 - j \cdot Q)$$

Solving this expression gives a general expression for the Q of matching network. Note the Q value is fixed by the source and load impedance for the L matching network. For higher order networks, and for equal source and load resistance, the Q of the network may be chosen.

$$Q := \sqrt{\frac{R_L}{R_S} - 1} \quad Q = 1.803$$

This Q will serve as a lower bound for pi and T matching networks, and as an upper bound for cascaded L matching networks. Note the difference between network Q and component Q. Network Q is usually on the order of zero to three, to reduce sensitivity of the network. Component Q is much higher, typically 10 to 100, to

Given the Q of the left and right half sides of the network, and the effective source and load impedances, we can find the matching network inductance and capacitance without source inductance deembedded

$$L_T := \frac{Q \cdot R_S}{\omega} \quad L_T = 15.94 \text{ nH}$$

$$C_T := \frac{Q}{\omega \cdot R_L} \quad C_T = 1.5 \text{ pF}$$

The final impedance network is found by subtracting the source inductance from the matching inductance and the load capacitance from the matching capacitance.

$$L := L_T - L_S \quad \boxed{L = 11.519 \text{ nH}}$$

$$C := C_T - C_L \quad \boxed{C = 1.292 \text{ pF}}$$

As a check of the matching network, we calculate the input and output impedance of the network to see if they are the conjugate of the source and the load.

$$Z_i := j \cdot \omega \cdot L + Z_L \parallel \left(\frac{1}{j \cdot \omega \cdot C} \right) \quad Z_i = 50 - 25i \text{ ohm} \quad Z_S = 50 + 25i \Omega$$

$$Z_o := (Z_S + j \cdot \omega \cdot L) \parallel \left(\frac{1}{j \cdot \omega \cdot C} \right) \quad Z_o = 200 + 50i \text{ ohm} \quad Z_L = 200 - 50i \Omega$$

Outputs

C = 1.292 pF
L = 11.519 nH

Load Capacitance (in parallel with load)
Source Inductance (in series with source)

Copyright Information

All software and other materials included in this document are protected by copyright, and are owned or controlled by Circuit Sage.

The routines are protected by copyright as a collective work and/or compilation, pursuant to federal copyright laws, international conventions, and other copyright laws. Any reproduction, modification, publication, transmission, transfer, sale, distribution, performance, display or exploitation of any of the routines, whether in whole or in part, without the express written permission of Circuit Sage is prohibited.