


Class E Design Formulas



- ▣ useful functions and identities
- ▣ Units
- ▣ Constants

Table of Contents

- I. Introduction
- II. Process Parameters
- III. Inputs
- IV. Standard Class E Design Procedure
- V. Alinikula Class E Design Procedure
- VI. Choi's Class E Design Procedure
- VII. References
- VIII. Copyright and Trademark Notice

Introduction

This file is a modification of the routine class-e1.mcd. The modifications include:

1. The addition of finite Q component losses in the overall efficiency of the amplifier.
2. The effects of a finite device output capacitance. Later the effects of the nonlinearity of this capacitance is also added. This derivation is from reference [1].
3. Units are added.
4. The overall format of the routine is modified for easier use.

A problem with this analysis is that it doesn't take into account overall transmitter chain efficiency due to finite gain loss of the power amplifier. This may set an upper limit on the device size, which will in turn make the drain capacitance part linear capacitance and part nonlinear capacitance. The design also does not take into account the input power back-off required to meet ACPR (adjacent channel power ratio) requirements. This will also degrade efficiency.

Process Parameters

$C_{j0} := 0.4 \frac{\text{fF}}{\mu\text{m}^2}$	Bottom Plate Capacitance for Zero-Biased Reverse Biased
$C_{j\text{sw}} := 0.4 \frac{\text{fF}}{\mu\text{m}}$	Sidewall Capacitance for Zero-Biased Reverse Biased Dioc
$m_j := 0.77$	Exponent for Reverse Biased Diode Capacitance
$V_{\text{bi}} := 1\text{V}$	Fermi Potential for Reverse Biased Diode
$\mu_{\text{N}} := 300 \frac{\text{cm}^2}{\text{V}\cdot\text{sec}}$	Device Effective Mobility
$C_{\text{OX}} := 2 \frac{\text{fF}}{\mu\text{m}^2}$	Device Gate Capacitance per Unit Area
$m\text{A}_{\mu\text{m}} := 0.5 \frac{\text{mA}}{\mu\text{m}}$	Electromigration Limitation on Line Width
$L_{\text{min}} := 0.5\mu\text{m}$	Minimum Line Width
$V_{\text{TN}} := 0.7\text{V}$	Threshold Voltage

Inputs

$V_{\text{dd}} := 2\text{V}$	Supply Voltage
$V_{\text{sat}} := 0.2\text{V}$	Minimum Device Drain to Source Voltage
$P_{\text{a}} := 1.25\text{ watt}$	Power Available at Drain
$Q := 7$	Q of Matching Network (Optimum Value can be found: Higher value leads to narrower band and more dependence on process variations and finite Q elements. Lower value degrades efficiency directly)
$f := 0.9\text{ GHz}$	Center Frequency
$t_{\text{r}} := 0.1\text{ nS}$	Rise Time

Standard Class-E Synthesis Procedure

$\omega := 2 \cdot \pi \cdot f$	$\omega = 5.655 \frac{\text{Grad}}{\text{sec}}$	Center Frequency
$R_{\text{s}} := \frac{0.577 \cdot (V_{\text{dd}} - V_{\text{sat}})^2}{P_{\text{a}}}$	$R_{\text{s}} = 1.496\text{ ohm}$	Device Load Resistance
$L_{\text{s}} := \frac{Q \cdot R_{\text{s}}}{\omega}$	$L_{\text{s}} = 1.851\text{ nH}$	Matching Inductance
$C_{\text{p}} := \frac{1}{\omega \cdot R_{\text{s}} \cdot 5.447}$	$C_{\text{p}} = 21.707\text{ pF}$	Matching Capacitances
$C_{\text{s}} := C_{\text{p}} \cdot \left(\frac{5.447}{Q} \right) \cdot \left(1 + \frac{1.42}{Q - 2.08} \right)$	$C_{\text{s}} = 21.767\text{ pF}$	
$V_{\text{p}} := 3.562 \cdot V_{\text{dd}} - 2.562 \cdot V_{\text{sat}}$	$V_{\text{p}} = 6.612\text{ V}$	Peak Output Voltage

$$A := \left(1 + \frac{1}{Q} \right) \cdot t_r$$

$$A = 0.101$$

$$I_{dc} := \frac{P_a}{V_{dd}} \cdot \frac{1 - \frac{(2 \cdot \pi \cdot A)^2}{12}}{1 - \frac{(2 \cdot \pi \cdot A)^2}{6} - \left(\frac{V_{sat}}{V_{dd}} \right) \left[1 + A - \frac{(2 \cdot \pi \cdot A)^2}{6} \right]} I_{dc} = 727.896 \text{ mA} \quad \text{DC Current}$$

$$I_p := I_{dc} \cdot \left[1 + 1.862 \cdot \left(1 - \frac{0.5}{Q} \right) \right] I_p = 1.986 \text{ amp} \quad \text{Peak Current}$$

$$P_{dc} := V_{dd} \cdot I_{dc} P_{dc} = 1.456 \text{ watt} \quad \text{DC Power}$$

$$\eta := \frac{P_a}{P_{dc}} \cdot 100 \eta = 85.864 \quad \text{Efficiency}$$

Alinikula's Class E Design Analysis and Synthesis

Solution Assuming a Linear Capacitor

$$n := \frac{m_j}{1 - m_j} n = 3.348 \quad \text{Substitute parameter for } m_j$$

$$C_D := \frac{P_a}{\pi \cdot \omega \cdot V_{dd}^2} C_D = 17.59 \text{ pF} \quad \text{Device Output Capacitance}$$

$$R := \frac{8}{\pi^2 + 4} \cdot \frac{V_{dd}^2}{P_a} R = 1.846 \Omega \quad \text{Load Resistance}$$

$$X := \frac{\pi \cdot (\pi^2 - 4)}{2 \cdot (\pi^2 + 4)} \cdot \frac{V_{dd}^2}{P_a} X = 2.127 \Omega \quad \text{Load Reactance}$$

$$v_{Dmax} := 2 \cdot \pi \cdot \text{atan} \left(\frac{2}{\pi} \right) \cdot V_{dd} v_{Dmax} = 7.124 \text{ V} \quad \text{Maximum Drain Voltage}$$

$$\eta := \frac{R}{R + 1.365 \cdot \frac{V_{sat}}{I_{dc}}} \eta = 0.831 \quad \text{Drain Efficiency}$$


Solution Assuming a Nonlinear Capacitor


$$v_D(\theta) = V_{bi} \cdot \left[\frac{1}{\omega \cdot C_{j0} \cdot V_{bi} \cdot (n+1)} \cdot \left(I_{DC} \cdot \theta + \frac{v_{out}}{R} \cdot \cos(\theta + \phi) - \cos(\phi) \right) + 1 \right]^{n+1} - 1$$

$$v_D(\theta) = V_{bi} \cdot \left[\frac{z}{(n+1)} \cdot \left[\theta + \frac{v_{out}}{R \cdot I_{DC}} \cdot (\cos(\theta + \phi) - \cos(\phi)) \right] + 1 \right]^{n+1} - 1$$

$$v_D(\theta, z) := V_{bi} \cdot \left[\frac{z}{n+1} \cdot \left(\theta + \frac{\pi}{2} \cdot \cos(\theta) + \sin(\theta) - \frac{\pi}{2} \right) + 1 \right]^{n+1} - 1 \quad \text{Drain Voltage}$$

Using Root Finder to solve for z





$$z := \begin{cases} I_{\text{DCguess}} \leftarrow \frac{V_{\text{dd}}}{R} \\ z_{\text{guess}} \leftarrow \frac{I_{\text{DCguess}}}{\omega \cdot C_D \cdot V_{\text{bi}}} \\ \text{root} \left(V_{\text{dd}} - \frac{1}{2 \cdot \pi} \int_0^\pi v_D(\theta, z_{\text{guess}}) d\theta, z_{\text{guess}} \right) \end{cases}$$

$z = 2.642$ Variable used for more efficient calculation.

$$\phi_1 := \text{atan} \left(\frac{\int_0^\pi v_D(\theta, z) \cdot \cos(\theta) d\theta}{\int_0^\pi v_D(\theta, z) \cdot \sin(\theta) d\theta} \right)$$

$\phi_1 = 18.922 \text{ deg}$ Fundamental Frequency Phase Angle at node A

$$a_1 := \frac{1}{\pi} \cdot \sqrt{\left(\int_0^\pi v_D(\theta, z) \cdot \cos(\theta) d\theta \right)^2 + \left(\int_0^\pi v_D(\theta, z) \cdot \sin(\theta) d\theta \right)^2}$$

$a_1 = 3.443 \text{ V}$ Fundamental Frequency Amplitude at node A

$$R := \frac{8}{\pi^2 + 4} \cdot \frac{V_{\text{dd}}^2}{P_a}$$

$R = 1.846 \text{ ohm}$ Load Resistance

$$X := R \cdot \tan \left(\phi_1 - \text{atan} \left(\frac{-2}{\pi} \right) \right)$$

$X = 2.312 \Omega$ Load Reactance

$$C_j := \frac{3.562 \cdot V_{\text{dd}}}{z \cdot 2 \cdot \text{atan} \left(\frac{2}{\pi} \right) \cdot V_{\text{bi}}} \cdot C_D$$

$C_j = 41.837 \text{ pF}$ Drain Capacitance

$$I_{\text{DC}} := z \cdot \omega \cdot C_j \cdot V_{\text{bi}}$$

$I_{\text{DC}} = 624.998 \text{ mA}$ DC Current

$$L := \frac{X}{\omega}$$

$L = 0.409 \text{ nH}$ Load Inductance (if X is positive)

$$C := \frac{-1}{\omega \cdot X}$$

$C = -76.473 \text{ pF}$ Load Capacitance (if X is negative)

$$C_{\text{res}} := \frac{1}{Q \cdot \omega \cdot R}$$

$C_{\text{res}} = 13.687 \text{ pF}$ Resonant Capacitance

$$L_{\text{res}} := \frac{Q \cdot R}{\omega}$$

$L_{\text{res}} = 2.285 \text{ nH}$ Resonant Inductance

$$v_{\text{Dmax}} := V_{\text{bi}} \cdot \left[\left[\frac{z}{n+1} \cdot \left(-2 \cdot \text{atan} \left(\frac{-2}{\pi} \right) \right) + 1 \right]^{n+1} - 1 \right]$$

$v_{\text{Dmax}} = 8.764 \text{ V}$ Maximum Drain Voltage

$$N := \frac{W_0}{\text{mA}_{\mu\text{m}}} \cdot \frac{1}{3 \cdot L_{\text{min}}}$$

$$N = 833.331$$

Number of Devices in Parallel

The following equation for the drain capacitance is based on a layout, where the drain is layed out

$$C_j = N \cdot \frac{C_{j0} \cdot 3 \cdot L_{\text{min}} \cdot W_0 + C_{j\text{sw}} \cdot 2 \cdot (W_0 + 3 \cdot L_{\text{min}})}{2}$$

$$W_0 := \frac{\frac{C_j \cdot 2}{N} - 3 \cdot L_{\text{min}} \cdot C_{j\text{sw}} \cdot 2}{C_{j0} \cdot 3 \cdot L_{\text{min}} + C_{j\text{sw}} \cdot 2}$$

$$W := W_0 \cdot N$$

$$\text{Length} := L_{\text{min}} + 3 \cdot L_{\text{min}} \cdot N$$

$$\text{Area} := W_0 \cdot 4 \cdot L_{\text{min}} \cdot N$$

$$R_{\text{on}} := \frac{1}{\mu_N \cdot C_{\text{OX}} \cdot (V_{\text{dd}} - V_{\text{TN}}) \cdot \frac{W}{L_{\text{min}}}}$$

$$\eta := \frac{R}{R + 1.365 R_{\text{on}}}$$

$$W_0 = 70.863 \mu\text{m}$$

Width of Each Segment

$$W = 59.053 \text{ mm}$$

Width of Overall Device

$$\text{Length} = 1.25 \text{ mm}$$

Length of N Devices

$$\text{Area} = 0.118 \text{ mm}^2$$

Overall Area of Device

$$R_{\text{on}} = 0.109 \Omega$$

On Resistance of Device

$$\eta = 92.569 \%$$

Drain Efficiency

Choi's Class E Design Procedure

Notes about this design procedure:

1. It does not include the effects of inductive source degeneration, but instead models it as a resistive source degeneration. The paper does not say what the degeneration is, but it implies it is the same as the gate impedance
2. It does not calculate the input impedance, which is necessary for matching to the driver amplifier. This impedance changes during the cycle, so what value do you use for the input matching network? The average value?
3. It does not calculate the required input signal swing, V_s , to generate the required output power. It is possible to use the equations in reverse to find the required V_s , but will surely be non-linear, so iterative techniques must be used. Since iterative techniques must be used it might be more appropriate not to solve the equations in reverse, but instead use constraint-based optimization to meet the two conditions of output power and maximize PAE.
4. It does not include parasitic losses of the output matching network. This should be a simple addition.

$$\frac{\omega}{2 \cdot \pi} = 900 \text{ MHz}$$

Center frequency of oscillator

$$R := 50 \text{ ohm}$$

$$P_{\text{out}} := P_a$$

$$P_a = 1.25 \text{ watt}$$

$$P_{\text{out}} := 1 \text{ watt}$$

$$C_d := \frac{P_{\text{out}}}{\pi \cdot \omega \cdot V_{\text{dd}}^2}$$

$$C_d = 14.072 \text{ pF}$$

Drain capacitance

$$\mu_N := 546 \frac{\text{cm}^2}{\text{V} \cdot \text{sec}}$$

Device mobility

$$K_n := 200 \frac{\mu\text{A}}{\text{V}^2}$$

Intrinsic transconductance

$$\text{sq} := 1$$

$$r_m := 0.07 \frac{\Omega}{\text{cm}}$$

Metal resistance

$$\text{gatefinger} := 1$$

$r_c := 1.8 \frac{\Omega}{\text{sq}}$

$$r_c := 1.8 \frac{\Omega}{\text{gatefinger}}$$

Metal-poly contact resistance

$$R_s(n) := r_m + \frac{r_c}{n}$$

Resistance in the source

$$R_s(n) = 0.608 \Omega$$

$$\rho_{\text{gate}} := 1.9 \frac{\Omega}{\text{sq}}$$

Polysilicon sheet resistance

$$C_{\text{GD0}} := 3 \cdot 10^{-10} \frac{\text{farad}}{\text{m}}$$

Gate to drain overlapp capacitance

$$W := 125 \mu\text{m}$$

Width of one finger

$$L := 0.5 \mu\text{m}$$

Length of one finger

$$r_g := \left(\frac{\rho_{\text{gate}} \cdot W}{3} \cdot \frac{W}{L} + r_c \right)$$

$$r_g = 160.133 \Omega$$

$$R_g(n) := r_m + \frac{r_g}{n}$$

Gate resistance

$$c_{\text{gs}} := \frac{K_n \cdot W \cdot L}{\mu_N}$$

$$c_{\text{gs}} = 0.229 \text{ pF}$$

$$C_{\text{gs}}(n) := n \cdot c_{\text{gs}}$$

Gate to source capacitance

$$c_{\text{gd0}} := C_{\text{GD0}} \cdot W$$

$$c_{\text{gd0}} = 0.038 \text{ pF}$$

$$C_{\text{gdo}}(n) := n \cdot c_{\text{gd0}}$$

Gate to drain capacitance

$$C_{\text{gd}}(n) := C_{\text{gdo}}(n) + \frac{C_{\text{gs}}(n)}{2}$$

$$I_d(\pi) = \frac{K_n \cdot W}{2 \cdot L} \cdot \left(2 \cdot V_{\text{gs}}(\pi) \cdot V_{\text{ds}}(\pi) - V_{\text{ds}}(\pi)^2 \right) = 2 \cdot I_{\text{DC}}$$

$$V_{\text{sm}} := 4.3 \text{ V}$$

$$V_{\text{gsmag}}(n, V_{\text{sm}}) := \frac{V_{\text{sm}}}{\sqrt{1 + [\omega \cdot (R_g(n) + R_s(n)) \cdot (C_{\text{gs}}(n) + C_{\text{gd}}(n))]^2}}$$

$$V_{\text{gsmag}}(n, V_{\text{sm}}) = 4.059 \text{ V}$$


$$\chi(n) := \text{atan}[-\omega \cdot (R_g(n) + R_s(n)) \cdot (C_{\text{gs}}(n) + C_{\text{gd}}(n))]$$

$$\chi(n) = -0.337$$

$$V_{\text{gs}}(\theta) := V_{\text{gsmag}}(n) \cdot \sin(\theta + \chi(n)) - I_d(\theta) \cdot R_s(n)$$

$$V_{\text{gs}}(\theta, n, V_{\text{sm}}) := V_{\text{gsmag}}(n, V_{\text{sm}}) \cdot \sin(\theta + \chi(n))$$

$$V_{\text{gs}}(\pi, n, V_{\text{sm}}) = 1.34 \text{ V}$$



$$2 \cdot \pi \cdot \omega \cdot R_s(n) \cdot C_d \cdot (V_{\text{dd}} - V_{\text{gs}}(\pi, n, V_{\text{sm}})) - 2 \cdot \pi \cdot \omega \cdot C_d \cdot \frac{L}{K_n \cdot W} - V_{\text{gs}}(\pi, n, V_{\text{sm}}) = -11.14 \text{ kg m}^2 \text{ s}^{-3} \text{ A}^{-1}$$

$$a(n) := 1 - 2 \cdot \pi \cdot \omega \cdot C_d \cdot R_s(n)$$

$$a(n) = 0.696$$

$$1 + 2 \cdot \pi \cdot \omega \cdot R_S(n) \cdot C_d = 1.304$$

$$a(n) := 1 - 2 \cdot \pi \cdot \omega \cdot R_S(n) \cdot C_d \quad a(n) = 0.696$$

$$b(n, V_{sm}) := 2 \cdot \left[2 \cdot \pi \cdot \omega \cdot R_S(n) \cdot C_d \cdot (V_{dd} - V_{gs}(\pi, n, V_{sm})) - 2 \cdot \pi \cdot \omega \cdot C_d \cdot \frac{L}{K_n \cdot W} - V_{gs}(\pi, n, V_{sm}) \right]$$

$$b(n, V_{sm}) = -22.279 \text{ V}$$

$$b(n, V_{sm}) := -2 \cdot V_{gsmag}(n, V_{sm}) \cdot \sin(\pi + \chi(n)) \cdot (1 + 2 \cdot \pi \cdot \omega \cdot R_S(n) \cdot C_d) + 4 \cdot \pi \cdot \omega \cdot C_d \cdot V_{dd} \cdot R_S(n) - \frac{4 \cdot \pi \cdot \omega}{K_n \cdot \frac{W}{L}} \cdot C_d$$



$$b(n, V_{sm}) = -22.279 \text{ kg m}^2 \text{ s}^{-2} \text{ A}^{-1}$$

$$c(n) := 4 \cdot \pi \cdot \omega \cdot C_d \cdot \frac{L}{K_n \cdot W} \cdot V_{dd} \quad c(n) = 40 \text{ V}^2$$

$$c(n) := \frac{4 \cdot \pi \cdot \omega \cdot C_d}{K_n \cdot \frac{W}{L}} \cdot V_{dd} \quad c(n) = 40 \text{ V}^2$$

$$V_{dmin}(n, V_{sm}) := \frac{-b(n, V_{sm}) + \sqrt{b(n, V_{sm})^2 - 4 \cdot a(n) \cdot c(n)}}{2 \cdot a(n)}$$


$$V_{dmin}(n, V_{sm}) = 30.094 \text{ V}$$



$$V_{dmin}(n, V_{sm}) := 0.05 \text{ V}$$



$$I_{DC}(n, V_{sm}) := \frac{\pi \cdot \omega \cdot C_d \cdot (V_{dd} - V_{dmin}(n, V_{sm}))}{1 + 2 \cdot \pi \cdot \omega \cdot R_S(n) \cdot C_d} \quad I_{DC}(n, V_{sm}) = 0.374 \text{ amp}$$

$$P_{DC} = I_{DC} \cdot V_{DD} \quad P_{DC}(n, V_{sm}) := \frac{\pi \cdot \omega \cdot C_d \cdot (V_{dd} - V_{dmin}(n, V_{sm}))}{1 + 2 \cdot \pi \cdot \omega \cdot R_S(n) \cdot C_d} \cdot V_{dd} \quad P_{DC}(n, V_{sm}) = 0.748 \text{ watt}$$




$$V_d(\theta) := \text{if} \left[\begin{array}{l} \theta < \pi, I_{DC}(n, V_{sm}) \cdot R_s(n) \cdot \left(1 + \frac{\pi}{2} \cdot \sin(\theta) - \cos(\theta) \right) \dots, \frac{I_{DC}(n, V_{sm})}{\omega \cdot C_d} \cdot \left(\theta - \frac{3 \cdot \pi}{2} - \frac{\pi}{2} \cdot \cos(\theta) - \sin(\theta) \right) \dots \\ + V_{dmin}(n, V_{sm}) \qquad \qquad \qquad + V_{dmin}(n, V_{sm}) + 2 \cdot I_{DC}(n, V_{sm}) \cdot R_s(n) \end{array} \right]$$

$$I_d(\theta) := \text{if} \left[\theta < \pi, I_{DC}(n, V_{sm}) \cdot \left(1 + \frac{\pi}{2} \cdot \sin(\theta) - \cos(\theta) \right), 0V \right]$$




$$V_{dmax}(n, V_{sm}) := 1.13 \cdot \frac{I_{DC}(n, V_{sm})}{\omega \cdot C_d} + V_{dmin}(n, V_{sm}) + 2 \cdot I_{DC}(n, V_{sm}) \cdot R_s(n)$$




$$\omega^2 \cdot V_{cm} \quad I_o \cdot (C_{os} + C_{odn})$$

$$P_{in}(n, V_{sm}) := \frac{\omega \cdot V_{sm}}{4} \cdot \frac{n \cdot (n \cdot r_m + r_g) \cdot (c_{gs} + c_{gd0})}{1 + [\omega \cdot r_g \cdot (c_{gs} + c_{gd0})]^2} \cdot [2 \cdot V_{sm} \cdot (c_{gs} + c_{gd0}) + V_{dmax}(n, V_{sm}) \cdot c_{gd0}]$$


$$P_{in}(n, V_{sm}) := \frac{\omega^2 \cdot V_{sm}}{4} \cdot \frac{n \cdot (n \cdot r_m + r_g) \cdot (c_{gs} + c_{gd0})}{1 + \omega^2 \cdot (n \cdot r_m + r_g)^2 \cdot (c_{gs} + c_{gd0})^2} \cdot [2 \cdot V_{sm} \cdot (c_{gs} + c_{gd0}) + V_{dmax}(n, V_{sm}) \cdot c_{gd0}]$$




$$P_{out}(n, V_{sm}) := \frac{\pi^2 + 4}{8} \cdot I_{DC}(n, V_{sm})^2 \cdot R \cdot \left[1 + \left(\frac{\omega \cdot R_s(n) \cdot C_d}{2} \right)^2 \right]$$



$$\text{Efficiency}(n, V_{sm}) := \frac{I_{DC}(n, V_{sm}) \cdot R \cdot (\pi^2 + 4) \cdot \left[1 + \left(\frac{\omega \cdot R_s(n) \cdot C_d}{2} \right)^2 \right]}{8 \cdot V_{dd}}$$



$$\text{Gain} = \frac{P_{out}}{P_{in}} \quad \text{Gain}(nval, V_{sm}) := \frac{I_{DC}(n, V_{sm})^2 \cdot R \cdot (\pi^2 + 4) \cdot \left[1 + \left(\frac{\omega \cdot R_s(n) \cdot C_d}{2} \right)^2 \right] \cdot \left[1 + [\omega \cdot R_g(n) \cdot (C_{gs}(n) + C_{gdo}(n))] \right]}{2 \cdot V_{sm} \cdot \omega^2 \cdot R_g(n) \cdot (C_{gs}(n) + C_{gdo}(n)) \cdot [2 \cdot V_{sm} \cdot (C_{gs}(n) + C_{gdo}(n)) + V_{dmax}(n, V_{sm}) \cdot C_{gdo}]}$$



$$\text{PAE}(n, V_{\text{sm}}) := \text{Efficiency} - \frac{P_{\text{in}}}{P_{\text{DC}}}$$

References

- [1] "Design of a Class E Power Amplifier with a Nonlinear Parasitic Output Capacitance," by Petteri Alinikula et. al., *IEEE Transactions on Circuits and Systems II*, vol. 46, no.2, February 1999.
- [2] "Class E CMOS Power Amplifier," by Martin Tsai.
- [3] "The use of parasitic nonlinear capacitors in class E amplifiers," by M. J. Chudobiak, *IEEE Transactions on Circuits and Systems*, vol. 34, pp. 941-944. December 1994.
- [Sokal] N.O. Sokal and A. D. Sokal, "Class E-A new class of high-efficiency tuned single-ended switching power amplifiers," *I.E.E.E. Journal of Solid State Circuits*, vol. SC-10, pp. 168-176, June 1975.
- [Li] C. Li and Y. Yam, "Analysis and design of the class E amplifier with non-zero ON resistance," *Microwave Opt. Technology Letters*. vol. 7, pp. 337-341, May 1994.
- [Choi] David K. Choi and Stephen Long, "A Physically Based Analytic Model of FET Class-E Power Amplifiers--Designing for Maximum PAE."

Copyright and Trademark Notice

All software and other materials included in this document are protected by copyright, and are owned or controlled by Circuit Sage.

The routines are protected by copyright as a collective work and/or compilation, pursuant to federal copyright laws, international conventions, and other copyright laws. Any reproduction, modification, publication, transmission, transfer, sale, distribution, performance, display or exploitation of any of the routines, whether in whole or in part, without the express written permission of Circuit Sage is prohibited.