Login Sign Up   Invite   Feedback  
Circuit Sage Forums | My Discussions | Start a Discussion
Circuit Sage Forum
Posted by Zoltan Manyoki on July 21, 2014, 5:02 am
I know this is NOT a PLL question, but close enough. Can anyone tell me why a false lock (alignment of the output with an early input) in a DLL is a problem? Designers take special care of trying to avoid false locking.
I can only see the added initial latency after startup. Anything else I'm missing?
Thanks in advance.

Replies to This Discussion